Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution in the indirect branch predictors for some Intel(R) Processors may allow an authenticated user to potentially enable information disclosure via local access.
Metrics
Affected Vendors & Products
References
History
Wed, 14 May 2025 14:45:00 +0000
Type | Values Removed | Values Added |
---|---|---|
References |
|
Wed, 14 May 2025 14:15:00 +0000
Type | Values Removed | Values Added |
---|---|---|
Metrics |
ssvc
|
Tue, 13 May 2025 21:45:00 +0000
Type | Values Removed | Values Added |
---|---|---|
References |
|
Tue, 13 May 2025 21:15:00 +0000
Type | Values Removed | Values Added |
---|---|---|
Description | Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution in the indirect branch predictors for some Intel(R) Processors may allow an authenticated user to potentially enable information disclosure via local access. | |
Weaknesses | CWE-1423 | |
References |
| |
Metrics |
cvssV3_1
|

Status: PUBLISHED
Assigner: intel
Published: 2025-05-13T21:03:12.207Z
Updated: 2025-05-14T13:57:24.912Z
Reserved: 2024-09-19T03:00:23.104Z
Link: CVE-2024-45332

Updated: 2025-05-14T13:53:21.208Z

Status : Received
Published: 2025-05-13T21:16:01.230
Modified: 2025-05-14T14:15:25.610
Link: CVE-2024-45332

No data.